Abstract-The influence of random telegraph noise (RTN) in
I. INTRODUCTION
A S MOS field-effect transistors (FETs) are scaled down for further integration the relative impact of randomly placed discrete charges (oxide traps, interface states and fixed charges) on device characteristics increases significantly, leading to circuit failure. One of the principal issues that has been studied is that of random telegraph noise (RTN) because of its increasing influence with shrinkage of the device area [1] - [4] . Recently, RTN has attracted much attention in digital circuits since it causes threshold voltage (V th ) variation and directly degrades circuit reliability [4] . For example, the operation of SRAM devices depends on the current balance between FETs, and thus is very sensitive to V th shifts [5] . The RTN-induced failure of SRAMs during accelerated testing was observed [6] . The influence of RTN during continuous ac cycles and the relationship to hysteresis behavior are also reported [7] .
In the operation of ultrahigh-speed circuits, the rectangular shape of the ideal large-signal is rounded as the clock 
II. EXPERIMENTAL PROCEDURE
We used planar-type n-FETs with a poly-Si/high-k gatestack structure for the characterization of the impact of RTN on I d fluctuations. An HfO 2 gate dielectric film with a 0.8-nmthick SiO 2 interfacial layer was adopted for the gate-stack structure. The equivalent oxide thickness of the samples was 1.2 nm. The gate length and width are 140 and 200 nm, respectively. Fast IV units (Agilent B1530A) were employed for monitoring the I d fluctuations. Either constant dc biases or dynamic V g pulsed inputs were applied on the FETs, while the drain voltage was maintained at 1 V In order to obtain fast accurate I d responses to the fast dynamic V g , a common ground was taken at the measuring probe tips for the source, the drain, the gate and the substrate of the FET. We have characterized the noise properties of 16 FETs, from which three representative FETs are shown, namely w/o RTN, with symmetric RTN, and with asymmetric RTN.
III. DYNAMIC FLUCTUATION
For FETs with RTN, I d exhibits high and low levels due to the emission and capture states of the traps, respectively. The time constants of RTN (τ c and τ e ) are defined as the average duration times of the high and low I d states, respectively. The values of τ c and τ e are generally used to understand the characteristics of the traps, such as trap energy and trap depth [4] . We focus on the symmetry of the RTN profiles, which is reflected in the ratio of capture-to-emission times (τ c /τ e ). The τ c /τ e ratio is governed by the difference between the trap energy E T and the Fermi level E F , as shown in the following equation [8] τ c τ e = exp(
0741-3106 © 2013 IEEE Fig. 1(a) ), while FET-B shows asymmetric RTN ( Fig. 1(b) ). These symmetric and asymmetric characteristics of RTN are more clearly demonstrated in the I d histograms Fig. 1 Fig. 3(a) . V g is programmed to rise from the lower gate voltage (V g L ) to the higher gate voltage (V g H ) (Fig. 3(b) ). Fig. 1 . Therefore, the σ I d level under dc bias of the FET with asymmetric RTN is higher than that of the FET with symmetric RTN in Fig. 4(a) . As expected from the previous discussion in Fig. 2(b For FET-A, the values of τ c /τ e under constant dc bias are 1.5, 0.84, and 0.4 for V g L , V g M , and V g H , respectively. As τ c /τ e is closer to 1 at V g M than that at V g L according to previous discussion in Fig. 2, σ I 
changes toward to a larger value with the capture/emission of electrons. The capture/emission probability increases with t TR . Therefore, σ I d at V g M on the rise edges increases with t TR . For the same reason, σ I d at V g M of the fall edges also increases with t TR .
For the FET-B, since τ c /τ e is closer to 1 at Fig. 2(a) ), a similar feature to that of FET-A is observed. However, as t TR becomes longer, the σ I d value for the fall edges increases dramatically. To reveal the origin of the σ I d values, a histogram of dynamic I d for FET-B was evaluated for the rise and fall edges at t TR = 10 ms and 10 μs (Fig. 4(b)-(e) ). For the case of t TR = 10 ms, the I d distribution at the rise edges mainly shows one peak, while that for the fall edges is composed of two peaks. Therefore, σ I d of the fall edges shows larger values. The I d distribution under constant dc bias is superimposed to the I d histogram of the fall edges as shown by the gray line with its horizontal scale shifted. We emphasize that the difference in peak positions of I d distribution under dynamic V g is similar to that of constant dc bias, indicating the appearance of RTN during the fall edge. Note that the I d distribution of dynamic V g is broader than that under dc bias, resulting from additional I d fluctuations due to the dynamic transition of V g . With a shorter t TR of 10 μs, the I d distribution width becomes narrower than that of the 10 ms case. The I d distribution of the rise edges remains a single peakshaped structure (Fig. 4(d) ). However, the two peak-shaped structure of the I d distribution when t TR = 10 ms on the fall edges becomes one peak-shaped at 10 μs, as shown in Fig. 4(e) .
Here we consider the origins of the one or two peaks in the I d distribution. As τ c is the time for the empty states, the value of τ c /τ e indicates the possibility of empty traps. With a τ c /τ e value of 170 at V g L , the possibility of empty traps is 99.4%. For t TR = 10 ms, the time for capturing electrons during the rise edges (t TR /2) is less one order smaller than the τ c values as shown in Fig. 2(a) . Therefore, the trap occupation state at V g M on the rise edges is mostly empty, resulting in a single peak-shaped structure for the I d distribution in Fig. 4(b) . The trapping of electrons changes the trap occupation states from empty to filled, which increases σ I d . The electron capture probability is larger for longer t TR , resulting in an increase in σ I d .
In the case of the fall edges, the value of τ c /τ e at V g H decreases to 0.26, indicating the possible existence of both empty and filled states. Thus, there are two kinds of initial trap occupation states for the fall edges, which result in a histogram with two peaks (Fig. 4(c) ). For a shorter rising time t TR of 10 μs, which is three orders smaller than the τ c value in Fig. 2(a) , the capture probability decreases to the order of 1/1000. Therefore, the trap occupation states remain the same as that at V g L (empty) with a high probability for V g H . Hence, one initial trap occupation state at V g H results in a single peak-shaped structure for the I d distribution at the fall edges (Fig. 4(e) ).
Two kinds of initial trap occupancy states for the repeated V g pulses lead to a two peak-shaped structure for the dynamic These results imply an additional factor in the I d noise modeling of FETs for designing an ultrahigh speed circuits, where the proportion of the rise/fall time to a single largesignal clock is not negligible.
